Functional test pattern generation for maximizing temperature in 3D IC chip stack | IEEE Conference Publication | IEEE Xplore