Design quality tradeoff studies for 3D ICs built with nano-scale TSVs and devices | IEEE Conference Publication | IEEE Xplore