Hetero2 3D integration: A scheme for optimizing efficiency/cost of Chip Multiprocessors | IEEE Conference Publication | IEEE Xplore