Geostatistics inspired fast layout optimization of nanoscale CMOS phase locked loop | IEEE Conference Publication | IEEE Xplore