Exploiting static and dynamic locality of timing errors in robust L1 cache design

Exploiting static and dynamic locality of timing errors in robust L1 cache design | IEEE Conference Publication | IEEE Xplore