Stack sizing analysis and optimization for FinFET logic cells and circuits operating in the sub/near-threshold regime | IEEE Conference Publication | IEEE Xplore