An optimization algorithm for simultaneous routing and buffer insertion with delay-power constraints in VLSI layout design | IEEE Conference Publication | IEEE Xplore