Fail-safe I/O to control RESET# pin of DDR3 SDRAM and achieve ultra-low system power | IEEE Conference Publication | IEEE Xplore