A novel approach to IC, package and board co-optimization | IEEE Conference Publication | IEEE Xplore