Resource allocation methodology for through silicon vias and sleep transistors in 3D ICs | IEEE Conference Publication | IEEE Xplore