Layout-aware analog synthesis environment with yield consideration | IEEE Conference Publication | IEEE Xplore