Optimization of dynamic power consumption in multi-tier gate-level monolithic 3D ICs | IEEE Conference Publication | IEEE Xplore