A delay variation and floorplan aware high-level synthesis algorithm with body biasing | IEEE Conference Publication | IEEE Xplore