Low power data-aware STT-RAM based hybrid cache architecture | IEEE Conference Publication | IEEE Xplore