An effective BIST architecture for power-gating mechanisms in low-power SRAMs | IEEE Conference Publication | IEEE Xplore