Performance modeling and optimization for on-chip interconnects in 3D memory arrays | IEEE Conference Publication | IEEE Xplore