Analysis of setup and hold margins inside silicon for advanced technology nodes | IEEE Conference Publication | IEEE Xplore