Electrical modeling and analysis of 3D synaptic array using vertical RRAM structure | IEEE Conference Publication | IEEE Xplore