



The University of Manchester Research

STA Compatible Backend Design Flow for TSV-based 3-D ICs

Document Version Accepted author manuscript

Link to publication record in Manchester Research Explorer

Citation for published version (APA): Kalargaris, C., Chen, Y.-C., & Pavlidis, V. (in press). STA Compatible Backend Design Flow for TSV-based 3-D ICs. Poster session presented at International Conference on Quality Electronic Design, Santa Clara, California, United States.

Citing this paper

Please note that where the full-text provided on Manchester Research Explorer is the Author Accepted Manuscript or Proof version this may differ from the final Published version. If citing, it is advised that you check and use the publisher's definitive version.

General rights

Copyright and moral rights for the publications made accessible in the Research Explorer are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Takedown policy

If you believe that this document breaches copyright please refer to the University of Manchester's Takedown Procedures [http://man.ac.uk/04Y6Bo] or contact uml.scholarlycommunications@manchester.ac.uk providing relevant details, so we can investigate your claim.



STA Compatible Backend Design Flow for TSV-based 3-D ICs

Harry Kalargaris, Yi-Chung Chen, and Vasilis F. Pavlidis

Advanced Processor Technologies Group, School of Computer Science, University of Manchester, Manchester, UK Email: {charalampos.kalargaris, yi-chung.chen, vasileios.pavlidis}@manchester.ac.uk

Abstract—In the era of post-device scaling, three-dimensional (3-D) integration is a promising solution to meet performance, power, and cost requirements in modern applications, such as IoT, high performance computing, and cyber-physical systems. A novel design automation flow, compatible with static timing analysis (STA), for exploring the timing and power of 3-D ICs is proposed. Among the different types of vertical interconnects, TSVs modeled as RC wires, are considered in this work. The flow enables design space exploration and optimization utilizing existing timing and power analysis tools, e.g. PrimeTime and PrimeTimePX. The design experience is similar to a 2-D design flow where the placement in multiple tiers is merely performed by an open-source 3-D placer. Application of the flow to different benchmark circuits shows that even with no optimization effort, a two tier 3-D stack produced by the flow achieves up to 14.6% average power reduction, 18.7% performance improvement, and 49% footprint reduction as compared to the 2-D design for a specific circuit¹.

I. INTRODUCTION

Three-dimensional integration has been introduced as a promising candidate to improve power, cost, and performance in the era of post-device scaling [1], [2]. Various 3-D stacking technologies including through-silicon-via (TSV) [3], mono-lithic stacking [4], and AC coupling [5], have been proposed. The 3-D technology discussed in this work focuses on TSVs, which allow for die stacking of several tiers with high density vertical channels.

For the past few years, several methods and techniques that address specific steps of the design process have been developed. Some examples of 3-D floorplanning and placement techniques include [6], [7], which decrease the wirelength of 3-D circuits. Integrating these methods, however, in a design flow is not a straightforward task and consequently there is not a complete and open-source design flow to support the design of TSV-based 3-D ICs. In addition to physical design techniques, plenty of TSV models have been proposed [8], [9] due to the diverse fabrication processes and bonding styles for 3-D circuits. This manufacturing diversity makes design space exploration a primary requirement. The design of 3-D test circuits published to date has been based mainly on in-house flows not available for use across the research community. Furthermore, the existing flows emphasize the behaviour of inter-tier nets at the interfaces of circuits blocks, without providing timing and power information for the entire 3-D stack. This situation not only limits the potential for exploiting 3-D integration but also does not provide a reference

framework within which physical design tools for 3-D circuits can be evaluated.

To address these issues, a static timing analysis (STA) compatible design flow is introduced in this work. The flow begins with HDL synthesis producing a netlist of logic gates similar to a 2-D design flow. The following stages are different from the conventional 2-D flow. An academic 3-D physical design tool [7] is utilized to partition the circuit among the tiers generating a network of gates for each tier. Then, a conventional 2-D placer is used to place each tier. Several new steps are introduced after placement as the 2-D tools cannot simultaneously manage more than one tier. The flow enables the evaluation of timing and power for 3-D systems similar to a standard 2-D flow.

Succinctly, the proposed 3-D IC flow contributes by offering:

- A fully automated flow from HDL description to postlayout timing and power analysis based on a combination of 2-D tools and an open-source academic floorplanner.
- Investigation of different TSV technologies and bonding styles for 3-D circuits.
- Design space exploration without relying on wirelength or interconnect distribution models but on full timing and power information across the 3-D stack.
- A baseline platform where the performance of 3-D physical design tools can be evaluated by seamlessly performing STA and power analysis on the 3-D circuits produced by these tools.

The rest of the paper is organized as follows. Section II discusses related work of design tools and flows for 3-D ICs. Section III presents the proposed STA compatible design flow for 3-D ICs. Section IV demonstrates design space exploration of timing and power by applying the proposed flow on several benchmark circuits. Section V concludes the work.

II. RELATED WORK

Several 3-D prototype circuits have been published in the past few years [10], [11], [12]. The design of these circuits combines existing 2-D tools and plenty of design effort to properly adapt these tools to ensure that more than one tier can be managed. In addition, these approaches were developed for specific circuits and a specific TSV technology and bonding styles. An early effort for a 3-D design flow was developed by NCSU [13], providing a process design kit for multi-tier circuits based on Cadence tools [14]. However, important

¹The flow will be released to allow for other groups to explore the effects of 3-D integration on their circuits.

steps of the flow, such as 3-D placement were not supported. Recently, Lim has developed a complete flow for monolithic circuits [4]. Since monolithic circuits do not use TSVs, adjusting commercial 2-D tools is sufficient for developing a design flow for this type of 3-D circuits. This situation is due to the monolithic inter-tier vias, which can be treated as common metal contacts. Alternatively, TSV-based 3-D circuits cannot be managed by standard 2-D tools. In addition, to enable design exploration of this emerging technology, any design flow should support the integration of different TSV technologies and corresponding electrical models.

Several design methodologies and related tools for specific steps of the 3-D IC design process such as floorplanning [15], and placement [6] have been developed. Few of these tools have, however, been released for public use. One of these 3-D IC tools has been developed by the EDA lab of UCLA [7]. The 3-D craft has as input a synthesized netlist of a circuit and outputs the design-exchange-format (DEF) files for each tier of the 3-D system. However, STA and power analysis cannot be performed with the output of this tool. The proposed flow integrates 3-D Craft for floorplanning and adds several new steps to underpin STA and power analysis for 3-D circuits. The features of the STA compatible 3-D design flow are presented in the following section.

III. DESIGN FLOW OF 3-D ICS

Our 3-D flow is depicted alongside a general 2-D flow in Fig. 1. The 3-D flow utilizes the same EDA tools, contained in light grey rectangles, for those steps which are common to the 2-D flow. The additional new stages are contained in dark grey rectangles. The flow initially synthesizes the HDL description of a circuit to a network of logic gates. This




Fig. 1: Stages of a 2-D and the described 3-D design flow.

TABLE I: TSV models

Technology	Diameter (µm)	Height (µm)	Capacitance (<i>fF</i>)	Resistance $(m\Omega)$
Via-Last	50	300	780	0.003
Via-Last	30	250	514	7.3
Via-Last	20	200	339	13.8
Via-Last	15	150	205	19.5
Via-Middle	10	100	97	33.4
Via-Middle	5	50	37	66.8
Via-Middle	3	30	16	111.4
Via-First	1	10	3	334.2

step is the same as in a general 2-D flow. The steps of the flow decribed in Sections III-A to III-C are specific to 3-D ICs. Sections III-A to III-C introduce the integration of TSV models, the framework that includes the added stages for the 3-D flow, and timing and power analysis, respectively.


A. Models of TSVs

To provide accurate timing and power simulations of 3-D circuits, appropriate models of TSV are required. Compact TSV models consist of the layout-exchange-format (LEF) files of TSVs and the RC characteristics. The floorplanner 3-D Craft along with the technology library freePDK45 3-D [14] provide templates to create the TSV LEF files for the targeted TSV technology. There is no limitation on the utilized TSV model and any model that describes the electrical characteristic of the TSV (e.g. R, C, or L) can be integrated to the flow. TSV models with parameterized physical characteristics, for example, the TSV diameter can also be employed using a look-up table. In this work, the ITRS roadmap of vertical interconnects was used to produce a library of TSV technologies [16] supported by the flow. Moreover, closed-form expressions from [8] are utilized to determine the impedance characteristics of TSVs. In Table I, the resistance and the capacitance of the different TSVs are listed.

B. 3-D Framework

The following stage is the 3-D framework, which creates a physical design for the synthesized netlist. The framework includes the steps of 3-D floorplanning, placement and routing (PnR) for each tier, integration of the clock distribution network (CDN), and merging of the standard-parasitic-exchangeformat (SPEF) files for each tier.

With the synthesized netlist, the 3-D floorplanner generates a floorplan for each tier based on the selected TSV technology. The partition of the netlist among the tiers is performed by the 3D-Craft [7]. 3D-Craft generates a DEF file and a network of logic gates in a verilog file (.v) for each tier. The framework has as input only the location information of pins and TSVs from the DEF files. The reason is that 3D-Craft is not fully compatible with libraries provided by foundries often resulting in placement with some overlap among standard cells. Moreover, the framework aims to use a commercial placer and router for each tier to ensure that circuits are designed with mature EDA tools for the majority of the stages



(c) The complete inter-tier net resulting from merging the net segments in (b).

Fig. 2: Merging of net segments from two tiers in a 3-D net.

of the design flow. Note that the framework is not limited to 3D-Craft as the partitioner. Other 3-D floorplanners can be employed as long as the floorplanner outputs DEF files and HDL (.v) files, for each tier.

The following steps are placement and routing for each tier. These steps are similar to a conventional 2-D flow with some additional information such as pre-defined pins and pseudocells for TSVs. The framework utilizes Encounter [17] for placing and routing the physical design of each tier. The framework manages information for the connections between tiers, such as naming convention of pins, access points of each tier, and global connections across multiple tiers.

The subsequent steps merge the clock network and cells into the placed and routed tiers (indicated by the dashed dark grey rectangle in Fig. 1). However, the current framework does not synthesize a CDN. A CDN from a 2-D design is imported with the CDN corresponding cells to each tier. Again, to generalize the use of the framework, CDNs from other academic tools [18] with a compatible standard file format can be imported.

A crucial step of the framework is to merge the SPEF files of each tier into a global SPEF file and perform a design equivalence check through the formality tool [19] across tiers. Appropriate scripts have been developed for merging the SPEF files. This task requires the resistance and capacitance of the TSVs and naming of pins of each tier, which are collected from the previous steps of the framework. The key idea of merging the SPEF files is that a net can either be routed within one tier or can span multiple tiers (a 3-D net). In the first case, the parasitic impedance of these nets is provided by the output of the PnR tool. For the 3-D nets, which traverse multiple tiers, the *RC* sections of a 3-D net within each tier need to be unified to one *RC* tree, modeling the electrical characteristics of the entire net. This linkage of the *RC* sections is implemented by removing the pseudo-TSV cells and adding the RC characteristics of the interconnects for the chosen TSV technology. The resulting RC network for an example net is depicted in Fig. 2. The routing information for a portion of 3-D net in each tier is contained in the SPEF files and is used to create an undirected graph of the nodes of the net per tier.

Starting from the tier where the driver is placed, a breadthfirst search algorithm is employed to iteratively construct the RC tree of an inter-tier net until all the branches of this net within a tier are added to this tree. This process is repeated for each tier that the net spans, where the location of the TSV for each branch of the net is considered as the root of the RC tree in a tier. Note that multiple disconnected RC trees can be formed in each tier for a 3-D net, as these nets may have more than one TSV connections to an adjacent tier. This process terminates when all the sinks of a net are added to the tree and all of the TSV cells are replaced by the appropriate RC section. At the same time, an equivalence check is also performed with Formality to ensure that after the several steps of the 3-D flow, the resulting netlist is the same as the initially synthesized network.

C. STA and Power

The purpose of the proposed flow is to provide an accurate exploration of 3-D circuits. Our 3-D flow enables the usage of commercial tools such as Primetime and PrimetimePX [20] for evaluating the speed and power of 3-D ICs. Other timing and power analysis tools can also be used since the SPEF file format is compatible to many timing analysis tools.

The built-in functionalities of timing and power analysis tools provide deeper insight as to how 3-D integration affects the performance and power of ICs. As full timing analysis is supported by our flow for the entire 3-D stack, rather than the delay of the longest (inter-tier) path, setup and hold violations can be observed and corrected. In addition, the paths can be grouped into specific categories depending on their functionality. This grouping enables the monitoring of timing bottlenecks in a circuit and how these are affected by 3-D integration. Moreover, as the proposed flow supports STA for 3-D ICs, back-annotation circuit simulation with specific application testbenches is also available. This situation enables both average and time-based power analysis of 3-D circuits with workloads from different applications.

IV. RESULTS AND DISCUSSION

This section presents timing and power results for several benchmark circuits by using a typical 2-D flow and the proposed STA compatible 3-D flow. Table II lists the benchmark circuits and the respective number of cells. The results presented in this section are based on these benchmark circuits.

A. Physical Characteristics of 2-D and 3-D designs

Table III lists the area and wirelength of the benchmark circuits in a 2-D flow and the proposed 3-D flow. The resulting number of TSVs by the 3-D flow is reported in the last

TABLE II: Benchmark Circuits

Circuit	Technology	# of Cells	
B04 [21]	45nm G*	317	
B19 [21]	45nm G*	66,117	
B20 [21]	45nm G*	12,110	
AVA [22]	12,275		
LDPC [23] 65nm LP* 67,003			
* TSMC technologies			

column of the table. The 3-D flow assumes that there are two tiers with Via-First TSVs as vertical channels. Both flows are run by using minimum optimization effort for each circuit to guarantee fairness. This choice is due to the lack of optimization objectives of the 3D-Craft other than wirelength whereas the PnR step in each tier by the 2-D tools is supplemented by optimization techniques with several design objectives. In general, the total area of a circuit resulting from the 3-D flow can be larger than a planar implementation due to the area of the TSVs as also pointed out in [24].

TABLE III: Area and Wirelength of Benchmark Circuits

	2-D) flow	3-D flow				
Circuit	Area	WL	Area	Footprint	WL	TSVs	
	(μm^2)	(μm)	(μm^2)	(μm^2)	(μm)		
B04	1,038	3,432	1,315	607	4,386	123	
B19	155,304	919,586	166,502	83,251	795,328	745	
B20	22,508	130,464	23,552	11,776	105,465	545	
AVA	38,575	257,146	40,528	20,264	215,839	651	
LDPC	469,593	6,329,037	479,770	239,886	4,645,759	4,384	

For some benchmark circuits, the 3-D flow decreases the wirelength of the design. In others, the wirelength slightly increases due to the TSVs. For example, LDPC is a wire-dominant circuit, thus several long paths are substituted by TSVs resulting in significant wirelength reduction of 26.6%. Alternatively, B19 is a circuit composed of four modules without long connections, resulting in slight wirelength reduction by substituting the nets within a module with TSVs. As the timing and power information of all paths is reported by the flow, specific design parameters of the circuit can be adapted to meet the performance and power requirements. Some examples of such design space exploration are presented in the next section.

B. Timing Analysis of 3-D Circuits

Most previous works of evaluating 3-D circuits report the longest delay [25] as a performance metric or utilize wirelength as an optimization objective. However, this approach offers limited insight of how TSVs affect the timing of 3-D ICs. By using the proposed flow, detailed timing information is obtained. Table IV lists the supported clock period of the benchmark circuits implemented respectively in one (2-D) and two tiers (3-D). The circuit B19 exhibits an interesting timing behavior, where although the wirelegth of the 3-D design is smaller than the 2-D design, the clock frequency is slightly lower. This result indicates that purely wirelength analysis is not sufficiently accurate for timing analysis or performance optimization.

TABLE IV: Clock Period of Benchmark Circuits

	Circuit	T_{clk}_{2D} (ps)	T_{clk}_{3D} (ps)
1	B04	849	1,326
	B19	1,273	1,223
	B20	1,158	1,173
	AVA	1,541	1,329
	LDPC	4,278	3,477

To further enhance the timing of a 3-D circuit, considering only the path with the longest delay in the circuit is not practical as it may represent a false-path of the circuit. The proposed 3-D flow is fully compatible to STA analysis, such that users can analyze and improve the timing of the design similarly to a conventional 2-D flow. Built-in functions of PrimeTime provide in-depth understanding of the effect of TSVs on the delay of internal paths. To facilitate the timing analysis, a simple grouping of the paths among input to register (in2reg), register to register (reg2reg), and register to output (reg2out) paths is set during the configuration of PrimeTime.

Fig. 3 shows a breakdown of path delays for the benchmark circuits. The following observations can be made for each circuit.

- For B04, 3-D integration affects reg2reg paths, but in2reg and reg2out exhibit a negligible decrease in delay since reg2reg dominate the delay of the design.
- For B19 and B20, 3-D integration offers only marginal improvements. Recalling that the wirelength of the two circuits is still reduced in 3-D, this observation suggests that the performance of these circuits is dominated by the logic gate delay and therefore the insertion of TSVs degrades performance.
- AVA and LDPC demonstrate an improvement in the delay of all groups of paths in 3-D, which indicates that wiredominant designs exhibit better performance in 3-D.

To better understand the timing behaviour of 3-D circuits, monitoring the delay of all inter-tier paths and evaluating the delay overhead of TSVs are supported by the flow. Figs. 4(a) and 4(b) depict the timing slack histogram of inter-tier nets for circuits B04 and LDPC, respectively. B04 shows that




Fig. 3: Breakdown of paths in in2reg, reg2reg, and reg2out.




Fig. 4: Histogram of slack.

the parasitic capacitance of TSVs and long wires incurred by routing between distant TSVs, increase the delay of the paths as compared with the 2-D design of this circuit. Therefore, changing the bonding style is an alternative solution to improve the delay. Moreover, timing violations for specific paths are difficult to be determined by using earlier 3-D flows based on wirelength models, as only the delay of long paths is considered. For LDPC, the benefits of 3-D integration are depicted in Fig. 4(b) where the timing slack of inter-tier paths greatly increases as long wires are substituted with TSVs.

C. Power Analysis of 3-D Circuits

Power analysis in 3-D ICs with our flow is demonstrated in this subsection. The proposed flow extends previous analysis from first-order models that combine power information of logic gates and wirelength [25] to advanced 2-D commercial tools, where power is analyzed in both average and time-based mode. This extension is implemented by merging the extracted RC of each tier within a 3-D circuit and adding the appropriate RC of the vertical interconnects. For a fair comparison between the power of 2-D and 3-D circuits, the same clock frequency is used in both cases for all explored circuits.

For the average power analysis, the toggle rate of all nets and cells within each circuit is set to 20%. The average power consumed by the circuits and a breakdown into the different power components are listed in Table V. Power in B04 and B20 is increased with 3-D integration by 67% and 34%, respectively, which may appear as counterintuitive. For B04, this increase is due to the great effect of TSVs on the

TABLE V: Average Power Consumption

Circuit	Nets	Cells	Leakage	Total
	(mW)	(mW)	(µW)	(mW)
B04 2-D	0.00415	0.0101	0.007	0.0142
B04 3-D	0.01350	0.0103	0.007	0.0238
B19 2-D	1.7666	1.5348	1.110	3.3025
B19 3-D	1.6033	1.5294	1.110	3.1338
B20 2-D	0.1498	0.2153	0.160	0.3653
B20 3-D	0.2729	0.2183	0.160	0.4914
AVA 2-D	0.4105	0.3334	0.244	0.7441
AVA 3-D	0.3851	0.3326	0.244	0.7179
LDPC 2-D	20.49	8.7645	0.024	29.2545
LDPC 3-D	16.2638	8.6993	0.024	24.9632

area and total wirelength of the circuit (see Table III). The increase in wirelength leads to larger interconnect capacitance, thereby increasing power. With the proposed flow, different bonding styles can be explored to mitigate this increase in power. For example, with face-to-face (F2F) bonding no TSVs are employed and thus no area-overhead exists. On the other hand, for circuit B20, the total wirelength is reduced in 3-D but the power increases. This behaviour demonstrates the non-negligible effect of TSV capacitance to the total power. Different TSV technologies can be utilized for this circuit to reduce the capacitance of the vertical interconnects.

The circuits B19, AVA, and LDPC exhibit less power in 3-D as compared to 2-D designs by 5%, 3.5%, and 14.6%, respectively. These power gains can be further enhanced by removing and/or downsizing cells. Our flow facilitates this optimization step. By combining the power and performance analysis discussed in Section IV-B, cells, which are power-intensive and non-timing critical and therefore candidates for downsizing, can be identified.

A distinct advantage of this flow is that the power of 3-D circuits is monitored on application-specific benchmarks by utilizing time-based power analysis. To the best of our knowledge, this is the first work which demonstrates a flow compatible with this mode, while considering the electrical/physical characteristics of the vertical interconnects. The power consumed by the AVA and LDPC circuits on real-time tasks is listed in Table VI. The total power in time-based mode is less than in average mode (see Table III), as the switching of nets and cells is based on application-specific testbenches rather than switching all of the nets and cells as in average mode. Consequently, the power between these two modes can differ significantly. For example, in circuit AVA, according to the average power analysis, three-dimensional integration results in power reduction. However, the power from executing

TABLE VI: Power of Application-Specific Testbenches

Case	Nets	Cells	Leakage	Total
	(mW)	(mW)	(μW)	(mW)
AVA 2-D	0.00144	0.00732	0.244	0.00900
AVA 3-D	0.00194	0.00736	0.244	0.00955
LDPC 2-D	0.0849	0.0455	0.025	0.1304
LDPC 3-D	0.0720	0.0453	0.025	0.1173




Fig. 5: LDPC in 4 μs simulation.

a specific task is greater in the 3-D implementation than in two dimensions, as a small percentage of wires switches during this task. In addition, these nets include TSVs, the high capacitance of which increases the power. This example demonstrates a well-known issue in traditional 2-D design processes where the average power analysis is not sufficient for accurate power analysis and time-based analysis should be employed. The proposed flow enables this useful type of analysis for 3-D ICs. Finally, in Fig. 5, the power trace over the execution time of a real-time task for the LDPC circuit, is depicted. This case study demonstrates a 10% reduction in power for the 3-D circuit as compared to the 2-D circuit. This decrease is due to the fact that the LDPC circuit is wire-dominant and this testbench toggles a large portion of nets. In addition, the peak power is reduced by 11.6%. Considering the importance of thermal and reliability issues in 3-D ICs due to the increased power densities, accurate power analysis is critical to limit expensive overdesign. Our flow addresses this requirement by enabling multi-mode power analysis.

V. CONCLUSION

In this work, a 3-D flow is proposed which enables timing and power analysis by primarily utilizing commercial tools such as Primetime and PrimetimePX. In order to achieve this, a framework is implemented which offers design exploration of 3-D ICs while considering different bonding styles and TSV technologies for multi-tier implementations. A fully automated 3-D flow integrating both 3-D academic and 2-D commercial tools is presented where the built-in functionalities of the 2-D tools are enabled, providing significant insight as to how 3-D integration affects circuit performance and power. By using this flow to design 3-D circuits, results on specific benchmark circuits demonstrate that circuit performance is improved by 18.7% as compared to the 2-D counterpart. Moreover, 3-D circuits exhibit up to 14.6% less average power than in 2-D. To the best of our knowledge, this is the first work, which demonstrates a flow compatible with time-based power analysis on application-specific testbenches, while considering the electrical/physical characteristics of vertical interconnects. Results show a decrease of 10% in power when a realtime task is executed on a 3-D circuit. In addition, 11.6% reduction of peak power is observed. Future work includes 3D design optimizations, such as resizing cells, and integration of synthesized 3-D clock networks.

REFERENCES

- M. M. Waldrop, "The Chips Are Down for Moore's Law," *Nature News*, vol. 530, no. 7589, p. 144, 2016.
- [2] V. F. Pavlidis and E. G. Friedman, *Three-Dimensional Integrated Circuit Design*. Morgan Kaufmann, 2009.
- [3] J. H. Lau, "Evolution, Challenge, and Outlook of TSV, 3D IC Integration and 3D Silicon Integration," in *International Symposium on Advanced Packaging Materials*, 2011, pp. 462–488.
- [4] S. Panth et al., "High-Density Integration of Functional Modules Using Monolithic 3D-IC Technology," in *IEEE Asia and South Pacific Design* Automation Conference, 2013, pp. 681–686.
- [5] K. Kanda et al., "1.27 Gb/s/pin 3 mW/pin Wireless Superconnect (WSC) Interface Scheme," in *International Solid-State Circuits Conference*, 2003, pp. 186–187.
- [6] M.-K. Hsu, V. Balabanov, and Y.-W. Chang, "TSV-aware Analytical Placement for 3-D IC Designs Based on A Novel Weighted-Average Wirelength Model," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, vol. 32, no. 4, pp. 497–509, 2013.
- [7] J. Cong and G. Luo, "A Multilevel Analytical Placement for 3D ICs," in *IEEE Asia and South Pacific Design Automation Conference*, 2009, pp. 361–366.
- [8] G. Katti *et al.*, "Electrical Modeling and Characterization of Through Silicon Via for Three-Dimensional ICs," *IEEE Transactions on Electron Devices*, vol. 57, no. 1, pp. 256–262, 2010.
- [9] D. Khalil *et al.*, "Analytical Model for the Propagation Delay of Through Silicon Vias," in *IEEE International Symposium on Quality Electronic Design*, 2008, pp. 553–556.
- [10] V. F. Pavlidis, I. Savidis, and E. G. Friedman, "Clock Distribution Networks for 3-D Integrated Circuits," in *IEEE Custom Integrated Circuits Conference*, 2008, pp. 651–654.
- [11] D. Fick et al., "Centip3De: A 3930DMIPS/W Configurable Near-Threshold 3D Stacked System with 64 ARM Cortex-M3 Cores," in *IEEE Intern. Solid-State Circuits Conference*, 2012, pp. 190–192.
- [12] D. H. Kim et al., "3D-MAPS: 3D Massively Parallel Processor with Stacked Memory," in *IEEE International Solid-State Circuits Confer*ence, 2012, pp. 188–190.
- [13] T. Thorolfsson, K. Gonsalves, and P. D. Franzon, "Design Automation for a 3DIC FFT Processor for Synthetic Aperture Radar: A case Study," in ACM Design Automation Conference, 2009, pp. 51–56.
- [14] S. Priyadarshi *et al.*, "Pathfinder 3D: A Flow for System-Level Design Space Exploration," in *IEEE 3D Systems Integration Conference*, 2012, pp. 1–8.
- [15] W.-L. Hung et al., "Interconnect and Thermal-Aware Floorplanning for 3D Microprocessors," in *International Symposium on Quality Electronic Design*, 2006, pp. 6–11.
- [16] ITRS, "International Technology Roadmap for Semiconductors," 2010.
- [17] Cadence, "Encounter," http://www.cadence.com, 2013.
- [18] X. Zhao and S. K. Lim, "Power and Slew-Aware Clock Network Design for Through-silicon-via (TSV) Based 3D ICs," in *IEEE Asia and South Pacific Design Automation Conference*, 2010, pp. 175–180.
- [19] Synopsys, "Formality," http://www.synopsys.com, 2013.
- [20] Synopsys, "PrimeTime," http://www.synopsys.com, 2013.
- [21] S. Davidson, "ITC'99 Benchmark Circuits-Preliminary Results," in IEEE International Test Conference, 1999, pp. 1125–1125.
- [22] S. Swaminathan et al., "A Dynamically Reconfigurable Adaptive Viterbi Decoder," in ACM/SIGDA International Symposium on FPGAs, 2002, pp. 227–236.
- [23] Opencores, "LDPC Decoder," http://www.opencores.org, 2009.
- [24] D. H. Kim and S. K. Lim, "Impact of Through-Silicon-Via Scaling on the Wirelength Distribution of Current and Future 3D ICs," in *IEEE International Interconnect Technology Conference*, 2011, pp. 1–3.
- [25] D. H. Kim and S. K. Lim, "Through-Silicon-Via-Aware Delay and Power Prediction Model for Buffered Interconnects in 3D ICs," in ACM/IEEE International Workshop on System Level Interconnect Prediction, 2010, pp. 25–32.