A legalization algorithm for multi-tier gate-level monolithic three-dimensional integrated circuits | IEEE Conference Publication | IEEE Xplore