Clock buffer and flip-flop co-optimization for reducing peak current noise | IEEE Conference Publication | IEEE Xplore