A modified method of logical effort for FinFET circuits considering impact of fin-extension effects | IEEE Conference Publication | IEEE Xplore