Chip Package Co-design and Physical Verification for Heterogeneous Integration | IEEE Conference Publication | IEEE Xplore