A monolithic low-bandwidth jitter-cleaning PLL with hitless switching for SONET/SDH clock generation | IEEE Conference Publication | IEEE Xplore