A 14mW 5Gb/s CMOS TIA with gain-reuse regulated cascode compensation for parallel optical interconnects | IEEE Conference Publication | IEEE Xplore