A 45nm SOI embedded DRAM macro for POWER7TM 32MB on-chip L3 cache | IEEE Conference Publication | IEEE Xplore