A 32kB 2R/1W L1 data cache in 45nm SOI technology for the POWER7TM processor | IEEE Conference Publication | IEEE Xplore