Negative-resistance read and write schemes for STT-MRAM in 0.13µm CMOS | IEEE Conference Publication | IEEE Xplore