An 8MB level-3 cache in 32nm SOI with column-select aliasing | IEEE Conference Publication | IEEE Xplore