A digitally stabilized type-III PLL using ring VCO with 1.01psrms integrated jitter in 65nm CMOS | IEEE Conference Publication | IEEE Xplore