Conditional push-pull pulsed latches with 726fJ·ps energy-delay product in 65nm CMOS | IEEE Conference Publication | IEEE Xplore