A 0.94mW/Gb/s 22Gb/s 2-tap partial-response DFE receiver in 40nm LP CMOS | IEEE Conference Publication | IEEE Xplore