17.3 A reconfigurable dual-port memory with error detection and correction in 28nm FDSOI | IEEE Conference Publication | IEEE Xplore