23.8 A 1V 7.8mW 15.6Gb/s C-PHY transceiver using tri-level signaling for post-LPDDR4 | IEEE Conference Publication | IEEE Xplore