A 7.4-to-14GHz PLL with 54fsrms jitter in 16nm FinFET for integrated RF-data-converter SoCs | IEEE Conference Publication | IEEE Xplore