35.3 Thread-Level Power Management for a Current- and Temperature-Limiting System in a 7nm Hexagon™ Processor | IEEE Conference Publication | IEEE Xplore