Chip design of memory-architecture-based minimum-classification-error | IEEE Conference Publication | IEEE Xplore