Limits of gate-level power estimation considering real delay effects and glitches | IEEE Conference Publication | IEEE Xplore