VLSI design of a high-speed RAS crypto-processor with reconfigurable architecture | IEEE Conference Publication | IEEE Xplore