FPGA optimised 3-D cyclic convolution using dynamic partial reconfiguration | IEEE Conference Publication | IEEE Xplore