Loop scheduling and partitions for hiding memory latencies | IEEE Conference Publication | IEEE Xplore