A double data rate 8T-cell SRAM architecture for systems-on-chip | IEEE Conference Publication | IEEE Xplore