A secure and area-efficient FPGA-based SR-Latch PUF | IEEE Conference Publication | IEEE Xplore