An analytical delay model for CMOS Inverter-Transmission Gate structure | IEEE Conference Publication | IEEE Xplore