Operation-aware assist circuit design for improved write performance of FinFET based SRAM | IEEE Conference Publication | IEEE Xplore