Power optimized PLL implementation in 180nm CMOS technology | IEEE Conference Publication | IEEE Xplore