On logic depth per pipelining stage with power aware flop, wave and hybrid pipelining with gate size and area constraints | IEEE Conference Publication | IEEE Xplore