Area optimized CMOS layouts of a 50 Gb/s low power 4:1 multiplexer | IEEE Conference Publication | IEEE Xplore