A fault tolerant test hardware for L1 cache module in tile CMPs architecture | IEEE Conference Publication | IEEE Xplore