A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation | IEEE Conference Publication | IEEE Xplore